LISTING OF CLAIMS:

1. (Original): A thin film transistor on a substrate comprising:

a semiconductor layer having a first doped region and a second doped region in between a first further doped region and a second further doped region, and having an undoped region in between the first doped region and the second doped region, the first doped region and the second doped region having a lower conductivity than the first further doped region and the second further doped region; and

an oxide layer partially covering a surface of the semiconductor layer, the oxide layer carrying:

- a conductive gate over the undoped region having a first side and a second side substantially perpendicular to the oxide layer;
- a first spacer and a second spacer adjacent to the first side and second side of the conductive gate respectively;
- a first insulating spacer adjacent to a side of the first spacer opposite the first side of the conductive gate; and
- a second insulating spacer adjacent to a side of the second spacer opposite the second side of the conductive gate;

the thin film transistor further comprising:

a first conductive contact with the first further doped region; and

a second conductive contact with the second further doped region.

2. (Original): A thin film transistor as claimed in claim 1, wherein the first spacer and the second spacer comprise a conductive material.

PAGE 5/9 * RCVD AT 10/2/2006 8:34:03 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/31 * DNIS:2738300 * CSID:12138305741 * DURATION (mm-ss):02-00

3. (Original): A thin film transistor as claimed in claim 1, wherein the first conductive contact and the second conductive contact comprise a silicide layer.

4. (Original): A thin film transistor as claimed in claim 1, wherein the semiconductor layer comprises a polycrystalline silicon material.

5. (Original): A method for producing a thin film transistor on a substrate comprising a semiconductor layer having an undoped region in between a first doped region and a second doped region and an oxide layer partially covering a surface of the semiconductor layer, the oxide layer carrying a conductive gate over the undoped region, the conductive gate having a first side and a second side substantially perpendicular to the oxide layer; the first doped region and the second doped region having been formed in a self-alignment step using the conductive gate as a mask, the method comprising the steps of:

providing a first spacer and a second spacer on the oxide layer adjacent to the first side and second side of the conductive gate respectively;

implanting a first further doped region and a second further doped region into the semiconductor layer using the conductive gate, the first spacer and the second spacer as a further mask, the first further doped region and the second further doped region being more conductive than the first doped region and the second doped region;

providing a first insulating spacer on the oxide layer adjacent to the first spacer opposite the first side of the conductive gate and a second insulating spacer on the oxide layer adjacent to the second spacer opposite the second side of the conductive gate;

removing an exposed area of the oxide layer covering the first further doped region and the second further doped region; and

PAGE 6/9 * RCVD AT 10/2/2006 8:34:03 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/31 * DNIS:2738300 * CSID:12138305741 * DURATION (mm-ss):02-00

providing the first further doped region with a first conductive contact and the second further doped region with a second conductive contact.

6. (Original): A method as claimed in claim 5, wherein the step of providing a first spacer and a second spacer comprises depositing a conductive spacer material.

7. (Original): A method as claimed in claim 5, wherein the step of providing the first further doped region with a first conductive contact and the second further doped region with a second conductive contact comprises reacting a conductive material with the semiconductor layer to form a silicide.

8. (Original): A method as claimed in claim 5, wherein the step of removing an exposed area of the oxide layer covering the first further doped region and the second further doped region is performed using the conductive gate, the first spacer, the second spacer, the first insulating spacer and the second insulating spacer as a mask.

9. (Original): An electronic device comprising an active matrix array coupled to a first driver circuit arrangement and a second driver circuit arrangement, the first driver circuit arrangement and the second driver circuit arrangement being coupled to a power supply, at least one of the matrix array, the first driver circuit arrangement and the second driver circuit arrangement comprising a plurality of thin film transistors as claimed in any of the claims 1-4.

10. (Original): An electronic device as claimed in claim 9, wherein the power supply comprises battery means.

PAGE 7/9 * RCVD AT 10/2/2006 8:34:03 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/31 * DNIS:2738300 * CSID:12138305741 * DURATION (mm-ss):02-00

11. (Original): A thin film transistor substantially as described herein with reference to the drawings.

12. (Original): A method for producing a thin film transistor substantially as described herein with reference to the drawings.

13. (Original): An electronic device substantially as described herein with reference to the drawings.

PAGE 8/9 * RCVD AT 10/2/2006 8:34:03 PM [Eastern Daylight Time] * SVR:USPTO-EFXRF-6/31 * DNIS:2738300 * CSID:12138305741 * DURATION (mm-ss):02-00